paul@6 | 1 | The Am29F010-90PC product has been used to test the software and hardware
|
paul@6 | 2 | design described here.
|
paul@6 | 3 |
|
paul@17 | 4 | Device Compatibility
|
paul@17 | 5 | ====================
|
paul@17 | 6 |
|
paul@17 | 7 | For use with an Acorn Electron ROM cartridge or other board providing a ROM
|
paul@17 | 8 | socket, the compatibility of the Am29F010 needs to be assessed in the context
|
paul@17 | 9 | of the ROM sockets likely to be provided.
|
paul@17 | 10 |
|
paul@17 | 11 | Original ROM Pinout Am29F010 Pinout
|
paul@17 | 12 | ------------------- ---------------
|
paul@17 | 13 |
|
paul@17 | 14 | 1 \/ 32 VCC
|
paul@17 | 15 | A16 2 31 WE#
|
paul@17 | 16 | 1 \/ 28 VCC A15 3 30
|
paul@17 | 17 | A12 2 27 A14 A12 4 29 A14
|
paul@17 | 18 | A7 3 26 A13 A7 5 28 A13
|
paul@17 | 19 | A6 4 25 A8 A6 6 27 A8
|
paul@17 | 20 | A5 5 24 A9 A5 7 26 A9
|
paul@17 | 21 | A4 6 23 A11 A4 8 25 A11
|
paul@17 | 22 | A3 7 22 OE# A3 9 24 OE#
|
paul@17 | 23 | A2 8 21 A10 A2 10 23 A10
|
paul@17 | 24 | A1 9 20 CS# A1 11 22 CE#
|
paul@17 | 25 | A0 10 19 D7 A0 12 21 DQ7
|
paul@17 | 26 | D0 11 18 D6 DQ0 13 20 DQ6
|
paul@17 | 27 | D1 12 17 D5 DQ1 14 19 DQ5
|
paul@17 | 28 | D2 13 16 D4 DQ2 15 18 DQ4
|
paul@17 | 29 | GND 14 15 D3 GND/VSS 16 17 DQ3
|
paul@17 | 30 |
|
paul@17 | 31 | Superimposing the Am29F010 onto a ROM socket would provide compatibility for
|
paul@17 | 32 | all pins from A12 to GND/VSS and from A14 to D3/DQ3.
|
paul@17 | 33 |
|
paul@17 | 34 | Pin 1 in a ROM socket would correspond to A15 but is not necessarily
|
paul@17 | 35 | connected, nor, perhaps, is A14 since only 14 bits are required to address 16
|
paul@17 | 36 | kilobytes, although there may be 32 kilobyte sockets connecting A14 and using
|
paul@20 | 37 | 15 bits to address 32K. A16 and A15 would probably be connected to ground to
|
paul@20 | 38 | ensure correct operation, but could also be wired to a selection mechanism so
|
paul@20 | 39 | that the entire contents of the flash memory might be exposed.
|
paul@17 | 40 |
|
paul@17 | 41 | Pin 28 is a ROM socket would provide power, but the corresponding pin 30 on an
|
paul@17 | 42 | Am29F010 is not connected. Thus pin 30 would need routing to pin 32 for the
|
paul@17 | 43 | flash device socket.
|
paul@17 | 44 |
|
paul@17 | 45 | Pin 31 for the Am29F010 would need to be asserted. Thus pin 30 might also be
|
paul@17 | 46 | routed to pin 31, so that the device would remain read-only at all times.
|
paul@17 | 47 |
|
paul@20 | 48 | Dual ROM Adapter Usage
|
paul@20 | 49 | ======================
|
paul@20 | 50 |
|
paul@20 | 51 | A single Am29F010 device could be wired to two ROM sockets in order to provide
|
paul@20 | 52 | data to both. The above wiring guide would be employed, with connections from
|
paul@20 | 53 | both sockets being connected to the Am29F010, but additional logic would be
|
paul@20 | 54 | required for the CS# signals originating from the sockets in order to expose
|
paul@20 | 55 | the appropriate region of flash memory. ROM #1 would be served by a "lower"
|
paul@20 | 56 | 16K region; ROM #2 would be served by an "upper" 16K region; A14 would be used
|
paul@20 | 57 | to switch between these regions.
|
paul@20 | 58 |
|
paul@20 | 59 | When ROM #1's CS# signal is low, an attempt to read from ROM #1 would be
|
paul@20 | 60 | occurring, and thus A14 would be held low. And when ROM #2's CS# signal is
|
paul@20 | 61 | low, an attempt to read from ROM #2 would be occurring, and thus A14 would be
|
paul@20 | 62 | held high.
|
paul@20 | 63 |
|
paul@22 | 64 | Meanwhile, the CS# signal for the two ROM sockets would need to be combined to
|
paul@22 | 65 | produce a resultant CE# signal for the Am29F010.
|
paul@22 | 66 |
|
paul@22 | 67 | ROM #1 CS# ROM #2 CS# Am29F010 A14 Am29F010 CE#
|
paul@22 | 68 | ---------- ---------- ------------ ------------
|
paul@22 | 69 | 0 0 Not defined Not defined
|
paul@22 | 70 | 0 1 0 0
|
paul@22 | 71 | 1 0 1 0
|
paul@22 | 72 | 1 1 Not defined 1
|
paul@20 | 73 |
|
paul@22 | 74 | It might therefore be possible to connect A14 to ROM #1's CS# signal. And the
|
paul@22 | 75 | resultant CE# signal could be the product of an AND gate:
|
paul@22 | 76 |
|
paul@22 | 77 | Am29F010 CE# = ROM #1 CS# AND ROM #2 CS#
|
paul@22 | 78 |
|
paul@22 | 79 | ROM #1 ROM #2 74HC08 Am29F010
|
paul@22 | 80 | ------ ------ ------ --------
|
paul@22 | 81 | CS# 1A A14
|
paul@22 | 82 | CS# 1B
|
paul@22 | 83 | 1Y CE#
|
paul@20 | 84 |
|
paul@0 | 85 | Pins
|
paul@0 | 86 | ====
|
paul@0 | 87 |
|
paul@0 | 88 | A0-A16 17-bit addressing
|
paul@0 | 89 | DQ0-DQ7 8-bit data transfer
|
paul@0 | 90 | CE# chip enable
|
paul@0 | 91 | OE# output enable
|
paul@0 | 92 | WE# write enable
|
paul@0 | 93 | VCC 5V
|
paul@0 | 94 | VSS ground
|
paul@0 | 95 | NC (not connected)
|
paul@0 | 96 |
|
paul@0 | 97 | Low-Level Operations
|
paul@0 | 98 | ====================
|
paul@0 | 99 |
|
paul@0 | 100 | CE# high standby
|
paul@0 | 101 | CE# low read, write or output disable
|
paul@0 | 102 |
|
paul@0 | 103 | OE# high, WE# high output disable
|
paul@0 | 104 | OE# low, WE# high read
|
paul@0 | 105 | OE# high, WE# low write
|
paul@0 | 106 |
|
paul@0 | 107 | Thus, for reading and writing:
|
paul@0 | 108 |
|
paul@0 | 109 | OE# = not WE#
|
paul@0 | 110 |
|
paul@0 | 111 | Timing
|
paul@0 | 112 | ======
|
paul@0 | 113 |
|
paul@0 | 114 | Addresses are latched on the falling edge of the latest of WE# and CE#
|
paul@0 | 115 | Data is latched on the rising edge of the latest of WE# and CE#
|
paul@0 | 116 |
|
paul@0 | 117 | Strategy:
|
paul@0 | 118 |
|
paul@0 | 119 | 1. Start with CE#, OE#, WE# high (standby, output disable)
|
paul@0 | 120 | 2. Bring CE# low (output disable)
|
paul@0 | 121 | 3. Set addresses
|
paul@0 | 122 | 4. Bring WE# or OE# low for operation (write or read)
|
paul@0 | 123 | 5. Read or write data
|
paul@0 | 124 | 6. Bring WE# or OE# high (output disable)
|
paul@0 | 125 |
|
paul@0 | 126 | Operation Modes
|
paul@0 | 127 | ===============
|
paul@0 | 128 |
|
paul@0 | 129 | By default, the device is in read mode, meaning that merely bringing OE# low
|
paul@0 | 130 | will produce data for the asserted address.
|
paul@0 | 131 |
|
paul@0 | 132 | To issue commands to change the mode involves write operations with specific
|
paul@0 | 133 | address and data arguments.
|
paul@0 | 134 |
|
paul@0 | 135 | Sectors
|
paul@0 | 136 | =======
|
paul@0 | 137 |
|
paul@6 | 138 | A[16...14] selects each 16KB sector and is referred to as the sector address
|
paul@6 | 139 | or SA in the documentation.
|
paul@0 | 140 |
|
paul@0 | 141 | Commands
|
paul@0 | 142 | ========
|
paul@0 | 143 |
|
paul@3 | 144 | Reset (A=$5555; D=$AA); (A=$2AAA; D=$55); (A=$5555; D=$F0)
|
paul@6 | 145 |
|
paul@6 | 146 | Autoselect (manufacturer) (A=$5555; D=$AA); (A=$2AAA; D=$55); (A=$5555; D=$90);
|
paul@6 | 147 | (A=$X00; read)
|
paul@0 | 148 | => D=$01
|
paul@6 | 149 |
|
paul@6 | 150 | Autoselect (device) (A=$5555; D=$AA); (A=$2AAA; D=$55); (A=$5555; D=$90);
|
paul@6 | 151 | (A=$X01; read)
|
paul@0 | 152 | => D=$20
|
paul@0 | 153 |
|
paul@6 | 154 | Simple reset (A=$XXXX; D=$F0)
|
paul@6 | 155 |
|
paul@6 | 156 | Sector erase (A=$5555; D=$AA); (A=$2AAA; D=$55); (A=$5555; D=$80);
|
paul@6 | 157 | (A=$5555; D=$AA); (A=$2AAA; D=$55); (A=SA; D=$30)
|
paul@6 | 158 |
|
paul@6 | 159 | Program (A=$5555; D=$AA); (A=$2AAA; D=$55); (A=$5555; D=$A0);
|
paul@6 | 160 | (A=PA; D=PD)
|
paul@6 | 161 |
|
paul@6 | 162 | Progress
|
paul@6 | 163 | --------
|
paul@6 | 164 |
|
paul@6 | 165 | Programming and erasure commands employ data pins as follows:
|
paul@6 | 166 |
|
paul@6 | 167 | Programming Erasure
|
paul@6 | 168 | DQ7 On completion: DQ7-out On completion: 1
|
paul@6 | 169 | DQ6 During: toggling value During: toggling value
|
paul@6 | 170 | DQ5 On failure: 1 On failure: 1
|
paul@6 | 171 | DQ3 Sector erase begun: 1
|
paul@6 | 172 |
|
paul@6 | 173 | A read operation is required to obtain these outputs, typically with the same
|
paul@6 | 174 | address used to initiate each operation.
|
paul@0 | 175 |
|
paul@0 | 176 | Arduino Interfacing
|
paul@0 | 177 | ===================
|
paul@0 | 178 |
|
paul@0 | 179 | Arduino can employ at most 14 digital pins, whereas the Am29F010B requires 17
|
paul@0 | 180 | address pins, 8 data pins, plus 3 control pins to be utilised.
|
paul@0 | 181 |
|
paul@0 | 182 | One solution is to map the 3 control pins directly to the Arduino, then to
|
paul@0 | 183 | channel address and data via 8 common pins to latches, and then employ the
|
paul@0 | 184 | remaining pins to control the latches.
|
paul@0 | 185 |
|
paul@2 | 186 | Two pins can be used to select the latches, and when neither latch is
|
paul@2 | 187 | selected, the data pins will be used to read or write data from the flash
|
paul@2 | 188 | memory.
|
paul@0 | 189 |
|
paul@0 | 190 | As a result, only 13 pins are needed on the Arduino.
|
paul@0 | 191 |
|
paul@21 | 192 | 74HC273 Pinout
|
paul@21 | 193 | --------------
|
paul@21 | 194 |
|
paul@21 | 195 | MR# 1 \/ 20 VCC
|
paul@21 | 196 | Q0 2 19 Q7
|
paul@21 | 197 | D0 3 18 D7
|
paul@21 | 198 | D1 4 17 D6
|
paul@21 | 199 | Q1 5 16 Q6
|
paul@21 | 200 | Q2 6 15 Q5
|
paul@21 | 201 | D2 7 14 D5
|
paul@21 | 202 | D3 8 13 D4
|
paul@21 | 203 | Q3 9 12 Q4
|
paul@21 | 204 | GND 10 11 CP
|
paul@21 | 205 |
|
paul@3 | 206 | Arduino 74HC273 #1 74HC273 #2 Am29F010
|
paul@3 | 207 | ------- ---------- ---------- --------
|
paul@5 | 208 | A5 CE#
|
paul@14 | 209 | A4 OE#
|
paul@14 | 210 | A3 WE#
|
paul@14 | 211 | 2 CP
|
paul@14 | 212 | 3 CP
|
paul@17 | 213 | 4 D0 D0 DQ0
|
paul@17 | 214 | 5 D1 D1 DQ1
|
paul@17 | 215 | 6 D2 D2 DQ2
|
paul@17 | 216 | 7 D3 D3 DQ3
|
paul@17 | 217 | 8 D4 D4 DQ4
|
paul@17 | 218 | 9 D5 D5 DQ5
|
paul@17 | 219 | 10 D6 D6 DQ6
|
paul@17 | 220 | 11 D7 D7 DQ7
|
paul@2 | 221 | Q0 A0
|
paul@2 | 222 | Q1 A1
|
paul@2 | 223 | Q2 A2
|
paul@2 | 224 | Q3 A3
|
paul@2 | 225 | Q4 A4
|
paul@2 | 226 | Q5 A5
|
paul@2 | 227 | Q6 A6
|
paul@2 | 228 | Q7 A7
|
paul@2 | 229 | Q0 A8
|
paul@2 | 230 | Q1 A9
|
paul@2 | 231 | Q2 A10
|
paul@2 | 232 | Q3 A11
|
paul@2 | 233 | Q4 A12
|
paul@2 | 234 | Q5 A13
|
paul@2 | 235 | Q6 A14
|
paul@2 | 236 | Q7 A15
|
paul@2 | 237 | GND A16 (not used)
|
paul@17 | 238 | 5V MR# MR#
|
paul@2 | 239 | 5V VCC VCC VCC
|
paul@2 | 240 | GND GND GND VSS
|
paul@0 | 241 |
|
paul@0 | 242 | Set Address
|
paul@0 | 243 | -----------
|
paul@0 | 244 |
|
paul@2 | 245 | 74HC273 #1 CP = 1; 74HC273 #2 CP = 0
|
paul@2 | 246 | 74HC273 #1 D[7...0] = A[7...0]
|
paul@2 | 247 | 74HC273 #1 CP = 0; 74HC273 #2 CP = 1
|
paul@2 | 248 | 74HC273 #2 D[7...0] = A[15...8]
|
paul@0 | 249 |
|
paul@0 | 250 | Write Data
|
paul@0 | 251 | ----------
|
paul@0 | 252 |
|
paul@0 | 253 | Configure pins as D[7...0]
|
paul@2 | 254 | WE# = 0
|
paul@2 | 255 | 74HC273 #1 CP = 0; 74HC273 #2 CP = 0
|
paul@2 | 256 | 74HC273 #3 D[7...0] = D[7...0]
|
paul@2 | 257 | WE# = 1
|
paul@0 | 258 |
|
paul@0 | 259 | Read Data
|
paul@0 | 260 | ---------
|
paul@0 | 261 |
|
paul@0 | 262 | Configure pins as Q[7...0]
|
paul@2 | 263 | OE# = 0
|
paul@2 | 264 | 74HC273 #1 CP = 1; 74HC273 #2 CP = 0
|
paul@2 | 265 | Q[7...0] = 74HC273 #0 Q[7...0]
|
paul@2 | 266 | OE# = 1
|