paul@31 | 1 | Introduction
|
paul@31 | 2 | ------------
|
paul@31 | 3 |
|
paul@31 | 4 | The VGAPIC32 project provides software and circuit information to generate an
|
paul@31 | 5 | analogue VGA signal from a PIC32 microcontroller. More details can be found in
|
paul@31 | 6 | the following article:
|
paul@31 | 7 |
|
paul@31 | 8 | http://blogs.fsfe.org/pboddie/?p=1712
|
paul@31 | 9 |
|
paul@31 | 10 | See also the docs directory for original versions of the different explanatory
|
paul@31 | 11 | diagrams.
|
paul@31 | 12 |
|
paul@31 | 13 | Contact, Copyright and Licence Information
|
paul@31 | 14 | ------------------------------------------
|
paul@31 | 15 |
|
paul@31 | 16 | The author can be contacted at the following e-mail address:
|
paul@31 | 17 |
|
paul@31 | 18 | paul@boddie.org.uk
|
paul@31 | 19 |
|
paul@31 | 20 | Copyright and licence information can be found in the docs directory - see
|
paul@31 | 21 | docs/COPYING.txt and docs/gpl-3.0.txt for more information.
|
paul@31 | 22 |
|
paul@31 | 23 |
|
paul@31 | 24 |
|
paul@31 | 25 | Hardware Details
|
paul@31 | 26 | ================
|
paul@31 | 27 |
|
paul@31 | 28 | The pin usage of this solution is documented below.
|
paul@31 | 29 |
|
paul@31 | 30 | PIC32MX270F256B-50I/SP Pin Assignments
|
paul@31 | 31 | --------------------------------------
|
paul@31 | 32 |
|
paul@31 | 33 | MCLR# 1 \/ 28
|
paul@31 | 34 | HSYNC/OC1/RA0 2 27
|
paul@31 | 35 | VSYNC/OC2/RA1 3 26 RB15/U1TX
|
paul@31 | 36 | D0/RB0 4 25 RB14
|
paul@31 | 37 | D1/RB1 5 24 RB13/U1RX
|
paul@31 | 38 | D2/RB2 6 23
|
paul@31 | 39 | D3/RB3 7 22 RB11/PGEC2
|
paul@31 | 40 | 8 21 RB10/PGEC3
|
paul@31 | 41 | RA2 9 20
|
paul@31 | 42 | RA3 10 19
|
paul@31 | 43 | D4/RB4 11 18 RB9
|
paul@31 | 44 | 12 17 RB8
|
paul@31 | 45 | 13 16 RB7/D7
|
paul@31 | 46 | D5/RB5 14 15
|
paul@31 | 47 |
|
paul@31 | 48 | Note that RB6 is not available on pin 15 on this device (it is needed for VBUS
|
paul@31 | 49 | unlike the MX170 variant).
|
paul@31 | 50 |
|
paul@31 | 51 | UART Connections
|
paul@31 | 52 | ----------------
|
paul@31 | 53 |
|
paul@31 | 54 | UART1 is exposed by the RB13 and RB15 pins.
|
paul@31 | 55 |
|
paul@31 | 56 | Data Signal Routing
|
paul@31 | 57 | -------------------
|
paul@31 | 58 |
|
paul@31 | 59 | For one bit of intensity, two bits per colour channel:
|
paul@31 | 60 |
|
paul@31 | 61 | D7 -> 2200R -> I
|
paul@31 | 62 |
|
paul@31 | 63 | I -> diode -> R
|
paul@31 | 64 | I -> diode -> G
|
paul@31 | 65 | I -> diode -> B
|
paul@31 | 66 |
|
paul@31 | 67 | D6 (not connected)
|
paul@31 | 68 |
|
paul@31 | 69 | D5 -> 470R -> R
|
paul@31 | 70 | D4 -> 1000R -> R
|
paul@31 | 71 | D3 -> 470R -> G
|
paul@31 | 72 | D2 -> 1000R -> G
|
paul@31 | 73 | D1 -> 470R -> B
|
paul@31 | 74 | D0 -> 1000R -> B
|
paul@31 | 75 |
|
paul@31 | 76 | HSYNC -> HS
|
paul@31 | 77 | VSYNC -> VS
|
paul@31 | 78 |
|
paul@31 | 79 | Output Socket Pinout
|
paul@31 | 80 | --------------------
|
paul@31 | 81 |
|
paul@31 | 82 | 5 (GND) 4 (NC) 3 (B) 2 (G) 1 (R)
|
paul@31 | 83 |
|
paul@31 | 84 | 10 (GND) 9 (NC) 8 (GND) 7 (GND) 6 (GND)
|
paul@31 | 85 |
|
paul@31 | 86 | 15 (NC) 14 (VS) 13 (HS) 12 (NC) 11 (NC)
|
paul@31 | 87 |
|
paul@31 | 88 | Output Cable Pinout
|
paul@31 | 89 | -------------------
|
paul@31 | 90 |
|
paul@31 | 91 | 1 (R) 2 (G) 3 (B) 4 (NC) 5 (GND)
|
paul@31 | 92 |
|
paul@31 | 93 | 6 (GND) 7 (GND) 8 (GND) 9 (NC) 10 (GND)
|
paul@31 | 94 |
|
paul@31 | 95 | 11 (NC) 12 (NC) 13 (HS) 14 (VS) 15 (NC)
|
paul@31 | 96 |
|
paul@31 | 97 | References
|
paul@31 | 98 | ----------
|
paul@31 | 99 |
|
paul@31 | 100 | https://en.wikipedia.org/wiki/VGA_connector
|
paul@31 | 101 |
|
paul@31 | 102 | http://papilio.cc/index.php?n=Papilio.VGAWing
|
paul@31 | 103 |
|
paul@31 | 104 | http://lucidscience.com/pro-vga%20video%20generator-2.aspx
|
paul@31 | 105 |
|
paul@31 | 106 | https://sites.google.com/site/h2obsession/CBM/C128/rgbi-to-vga
|